A Flexible Multichannel EEG Artifact Identification Processor using Depthwise-Separable Convolutional Neural Networks

MOHIT KHATWANI, University of Maryland, Baltimore County, USA
HASIB-AL RASHID, University of Maryland, Baltimore County, USA
HIRENKUMAR PANELIYA, University of Maryland, Baltimore County, USA
MARK HORTON, University of Maryland, Baltimore County, USA
NICHOLAS WAYTOWICH, Human Research and Engineering Directorate, US Army Research Lab, USA
W. DAVID HAIRSTON, Human Research and Engineering Directorate, US Army Research Lab, USA
TINOOSH MOHSENIN, University of Maryland, Baltimore County, USA

This paper presents an energy efficient and flexible multichannel Electroencephalogram (EEG) artifact identification network and its hardware using depthwise and separable convolutional neural networks (DS-CNN). EEG signals are recordings of the brain activities. The EEG recordings that are not originated from cerebral activities are termed as artifacts. Our proposed model does not need expert knowledge for feature extraction or pre-processing of EEG data and has a very efficient architecture implementable on mobile devices. The proposed network can be reconfigured for any number of EEG channel and artifact classes. Experiments were done with the proposed model with the goal of maximizing the identification accuracy while minimizing the weight parameters and required number of operations. Our proposed network achieves 93.14% classification accuracy using EEG dataset collected by a 64 channel BioSemi ActiveTwo headsets, averaged across 17 patients and 10 artifact classes. Our hardware architecture is fully parameterized with number of input channels, filters, depth and data bit-width. The number of processing engines (PE) in the proposed hardware can vary between 1 to 16 providing different latency, throughput, power and energy efficiency measurements. We implement our custom hardware architecture on Xilinx FPGA (Artix-7) which on average consumes 1.4 mJ to 4.7 mJ dynamic energy with different PE configurations. Energy consumption is further reduced by 16.7× implementing on application-specified integrated circuit at the post layout level in 65-nm CMOS technology. Our FPGA implementation is 1.7× to 5.15× higher energy efficient than some previous works. Moreover, our ASIC implementation is also 8.47× to 25.79× higher energy efficient compared to previous works. We also demonstrated that the proposed network is reconfigurable to detect artifacts from another EEG dataset collected in our lab by a 14 channel Emotiv EPOC+ headset and achieved 93.5% accuracy for eye blink artifact detection.

CCS Concepts: • Computing methodologies → Neural networks; • Computer systems organization → Reconfigurable computing; Real-time system architecture;

Authors’ addresses: Mohit Khatwani, University of Maryland, Baltimore County, USA, khatwan1@umbc.edu; Hasib-Al Rashid, University of Maryland, Baltimore County, USA, hrashid1@umbc.edu; Hirenkumar Paneliya, University of Maryland, Baltimore County, USA, hpaneli1@umbc.edu; Mark Horton, University of Maryland, Baltimore County, USA, hmark2@umbc.edu; Nicholas Waytowich, Human Research and Engineering Directorate, US Army Research Lab, USA, nicholas.r.waytowich.civ@mail.mil; W. David Hairston, Human Research and Engineering Directorate, US Army Research Lab, USA, william.d.hairston4.civ@mail.mil; Tinoosh Mohsenin, University of Maryland, Baltimore County, Catonsville, MD, 21250, USA, tinoosh@umbc.edu.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than the author(s) must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from permissions@acm.org.

© YYYY Copyright held by the owner/author(s). Publication rights licensed to ACM.
Additional Key Words and Phrases: EEG, Artifact, Depthwise Separable CNN, FPGA, ASIC, Flexible Reconfigurable Hardware.

ACM Reference Format:

1 INTRODUCTION

Electroencephalography is a method of recording non-invasive electrical signals of brain through electrodes. EEG signals can be easily contaminated through noise originating from line electrical noise, muscle movement or ocular movements. These distortions in the EEG signals can be referred to as artifacts. These artifacts can lead to difficulties in extracting underlying neuro information [12, 30].

Artifacts can overlap the EEG signal in spectral as well as temporal domain which turns out to be difficult for simple signal processing to identify artifacts [13]. A method involving regression which subtracts the portion of signal from reference signal was widely used. Problem with this method is that it needs one or more reference channels. As of now, the independent component analysis technique (ICA) is one of the most frequently used method for EEG artifact detection [19]. The ICA is a denoising technique that involves the whitening of data and separation of linearly mixed sources [20, 41]. A major drawback of this method is that it is not fully automated and still requires an expert person to label and tag the EEG artifacts. ICA is computationally intensive [19] which makes it unsuitable for use in embedded hardware applications.

Convolution neural networks (CNNs) have been successfully used in computer vision tasks such as image and audio classification [9, 11, 29, 33]. Recently, it is also used in reinforcement learning applications [16, 17, 34, 37]. The advantage of using CNNs in these tasks is that it doesn’t need hand crafted features from experts, it learns them automatically using raw data. In [18, 43] authors have shown that time series signals from multimodal sensors can be combined in a 2D images and passed to the convolution layers to learn the features and then passed to Multi-Layer Perceptron (MLP) to perform final classification. One major disadvantage of using CNNs is its high memory and computation requirements.

In this paper, we use depthwise and separable convolution layers to create memory and computationally efficient CNNs which are used for multiple artifact identification from continuous multi-channel EEG signal. A scalable low power hardware is designed for the optimized model and is implemented both on FPGA and with ASIC post-layout flow.

This paper makes the following major contributions:

- Propose a scalable depthwise separable CNN based network that can be programmed for any number of EEG channels and artifacts for identification.
- Evaluate and compare proposed model with various other architectures in terms of identification accuracy (multi-class), number of parameters, and total number of computations.
- Perform extensive hyperparameter optimization in terms of number of filters, shape of the filters and data bit-width quantization to reduce the power consumption and memory requirements without affecting the classification accuracy.
- Propose a custom low power hardware architecture which can be configured with different number of processing engines in terms of $2^n$ where n is ranging from 0 to 3.
- The flexible hardware architecture is parameterized with number of input channels, filters, depth and data-width. Also, it can be of different layers and types.
Implement proposed hardware using Verilog HDL and synthesized, placed, and routed on low power Xilinx Artix-7-200T FPGA and post layout ASIC in 65-nm CMOS technology, and provide results, analysis and comparison in terms of power consumption, latency and resource utilization.

Experimentally demonstrated the proposed model with the EEG data collected in our lab by a 14 channel Emotiv headsets

The rest of the paper is organized as follows: Section 2 presents some related works. Section 3 provides description of EEG data, artifacts and the information on experiments performed to collect it. Moreover, it shows visualization of EEG artifacts as well. Background on different types of convolution layers is given in Section 4. Section 5 provides details about the proposed artifact identification architecture and classification results. Model optimization and quantization techniques are given in Section 6. Hardware architecture design is presented in Section 7. Section 8 provides detailed analysis and results for hardware implementation. Section 8.3 provides comparison with existing works. Section 9 presents our experiments with the Emotiv EPOC+ headset to collect our own dataset and implement our model for binary classification of eye blink artifact detection. Section 10 concludes the paper.

2 RELATED WORK

This section contains a brief description of artifacts that can influence the analysis and the interpretation of EEG recording. It further deals with existing ways for artifact identification. EEG monitors the electrical activity of the brain, signals generated can be used in many applications including seizure detection, and brain-computer interfaces (BCI) [4][31]. Some of the electrical activity has rhythmic features while other can be characterized as transient. The bands of frequency for the rhythmic activity are usually alpha (8 - 12 Hz), beta (12 - 30 Hz), delta (1 - 4 Hz) and theta (4 - 7 Hz) waves. EEG signal have very low signal to noise ratio. These signals are usually interfered with artifacts generating from muscle, ocular movements, and power lines.

Artifact is electrical activity with noise which occurs outside and inside of the brain yet is still recorded by the EEG. Essentially an artifact is not of cerebral origin. It can be physiological: originating from the patient’s body or extra physiological. The latter can include activity from some of the equipment in the room, electrode pop up and cable movement. Some can be read in global channels, while others can only be found in single channels. Some are recorded as periodic regular events, while others in contrast are extremely irregular.

In order to detect artifact in EEG signal the use of a straightforward signal processing technique is not always the best method for artifact detection. This is mainly due to the fact that artifacts can coincide with EEG signals in both spectral and temporal domains. The main challenge is that both the existence and the actual type of artifact will command the selected process of removal. A traditional way of determining the former and latter is to follow an ICA based procedure as a primary step [15]. The type of artifact at hand will then determine whether time or frequency domain (or a combination of both) should be used for identification. In our earlier work in [19], we proposed an artifact detection technique based on ICA and multi-instance learning classifier. Because of high memory requirements and complex computation, the execution time takes 8.8 seconds on ARM Cortex-A57 processor which is not appropriate for real-time application. In [31] and [32], authors compared different machine learning algorithms for designing a reliable and low-power, multi-channel EEG feature extractor and classifier such as K-nearest neighbor (KNN), support vector machine (SVM), naive Bayes, and logistic regression. Among all classifiers, logistic regression has the best average F1 measures of 91%, the smallest area and power footprint, and lowest latency of 0.0018 ms. In [6], authors proposed a hardware design of automatic muscle

artifacts removal system for multi-channel EEG data using blind source separation (BSS) from canonical correlation analysis (CCA) known as BSS-CCA. They show that the BSS-CCA result for eye-blinking and biting is better than automatic artifact removal (AAR) tools. The work in [3] proposes a real-time low-complexity and reliable system design methodology to remove blink and muscle artifacts and noise without the need of any extra electrode. The average value of correlation and regression lie above 80% and 67%, respectively. Authors in [38] implemented a moving average and median filter to remove physiological noise from EEG data signal as part of pre-processing. The results show that the median filter consumes slightly less power, and occupies 60% less area, while the moving average filter is 1.2× faster. In [7], author proposed a low pass butterworth filter for removing out-band components and adaptive LMS noise canceller for removing in-band components from EEG data signal. In [27], author proposed a complete filter which is a combination of integrator filter and differentiate filter which support detection of both low and high noises. The total FPGA utilization for complete filter is less than 1%.

In [14], authors have used feature extraction and traditional machine learning classifiers such as KNN and SVM to build a fully automated EEG artifact classifier. This method outperforms the ICA based methods, exhibiting lower computation and memory requirements. Proposed architecture is also implemented on embedded ARM Cortex CPU. On average, it consumes 1.5 W power at 1.2 GHz frequency.

In [2], Riemannian geometry is used to propose a framework for classification in BCI applications. In this approach, the classification task is performed by calculating the covariance matrices of the given input epoch without performing any pre-processing. This algorithm relies on mean computation of covariance matrices which is obtained by mapping the dataset into tangential space, making computation in small embedded systems for real time applications. Deep neural networks require a lot of data by performing data augmentation. The use of deep neural networks have grown due to their success in image classification problems [24]. In [36], authors have used feed forward neural network combined with decision tree to detect ocular artifacts in EEG signal. Authors in [28] overcome the problem mentioned in [2] by using CNN for their classification task. Convolution neural networks have been also used in [22] for detecting ocular and muscular related artifacts. One disadvantage of using CNN is its high memory and computation requirements. Another method which accomplishes desired results is that of, recurrent neural networks (RNNs). The long short-term memory (LSTM) approach was proposed in [40] as a variance of RNN-based EEG classifier in motor imaginary task. In [1], authors proposed a deep convolutional bidirectional LSTM based classifier for epileptic seizure detection. However, both RNN and LSTM require memory bandwidth-bound computation which is not hardware friendly and therefore restricts the applicability of these neural network solutions. LSTM structure comprises four separate linear layers per unit to run at and for every time-step sequence. Those linear layers require multiple memory units which might not be efficient for hardware design. Therefore, hardware implementation of RNN/LSTM and its variances are not good contender to be implemented as energy efficient hardware.

Depthwise and separable convolution layers can be used to reduce the weight parameters. This can lead to increase in efficiency without decreasing performance. Use of depthwise separable convolution was also demonstrated in the first layer of Inception-v4 [39]. The use of Xception model on ImageNet dataset led to a small change in classification performance with large improvement in computational requirements [5].

Our proposed model presents an energy efficient architecture with lower number of weight parameters and computations which enables both detection and identification of multiple artifact. Use of depthwise and separable convolution layers decouples the mapping of cross-channel and spatial correlations, leading to reduction in number of required parameters and computation.
3 EEG ARTIFACTS AND VISUALIZATION

In order to assess and evaluate the accuracy of our model, we used a previously recorded EEG dataset. The data was collected based on the experiments in which participants manually performed a series of different ocular or muscular artifacts (i.e. jaw clenching, eye blinking, etc.). The EEG data was recorded using a 64 channel BioSemi ActiveTwo system with a sampling rate of 512Hz and compared to the two mastoids average. Four different channels were used to monitor eye motions by EOG. EOG behavior was documented in order to validate the EEG instances of eye blinks and saccades but was not included in the subsequent experiments. The usage of EEG channels alone allows simple implementation of the model. The data were down-sampled to 256 Hz using a discrete wavelet transform to reduce the computing strain and also to extend the analytical frequency spectrum. The data then high-pass filtered at 1 Hz using a 8 order IIR Butterworth filter. EEGLAB was used to process the data and ERPLAB was used to filter the data. Participants were required to perform a series of noise-inducing body, facial, head or eye movements, which were gathered as part of a larger study [25]. The list of movements were reviewed before starting the experiment so that every patient is familiar with it.

It was up to the participants to determine the precise choreography of each movement and to perform movements which felt more natural to them. Each movement was performed as a separate set of 20 repetitions. A screen was put in place in order to remind the participants of the movement they should make. A male voice initially counted down from 3 at a rate of every 2 seconds followed by a tone every 2 seconds. This procedure was done for each set. The participants would make the movements in time with the vocal commands. They were advised to perform the tasks in the first second of the 2 seconds period and to relax in the remaining 1 seconds. Additionally, each participant performed a baseline recording session where they were instructed to keep still and look straight at a blank computer screen for around 8 seconds at the start of every run. EEG data from this baseline session was used as "clean" (or artifact-free) data. Artifacts considered are clenching jaw (CJ), move jaw (MJ), blink eyes (BE), move eyes leftwards (EL), move eyes rightwards (ER), raise eyebrows (RE), rotate head (RH), shrugging shoulders (SS) and rotate torso (RT). Table 1 gives a brief description of nine artifacts which were performed by every patient. Since participants were instructed to conduct the action in a normal manner, heterogeneity was observed among subjects in the movement performance latencies. For examples, some participants waited for the audio tone to execute the operation, resulting in a response time interval of 300–400 ms while other participants sought to anticipate the audio tone, resulting in certain time periods that did not include an artifact attributable to conducting the operation too early. As a consequence, the particular timestamp timing details for each individual was changed such that the time-course of the artifact was present in the epoch. Around 100 samples are generated for each artifact class as well as clean signal. EEG timestamps of size $64 \times 512$ is used as input both from artifact and artifact-free signal with different step size.

Figure 1 shows plot for first 20 of 64 electrodes placed on the scalp to capture the EEG signals. This can be useful to inspect which electrodes are significant in capturing the specified artifacts. This plot shows nine artifacts for single patient. Every artifact generates a different pattern which helps in identifying the specified artifact. Vertical lines indicate the instant at which event has occurred. There may be differences in signals before vertical line which may occur due to noise or external sources. The location of vertical lines are adjusted so that it can correctly capture data which relates to particular artifact event.

Figure 2(a) shows the position of 64 electrodes used for capturing the EEG data. Figure 2(b) and Figure 2(c) show the topographical plot for, respectively the artifact 101 (clenching jaw) and artifact
Fig. 1. Visualization of nine artifacts performed by patients. Instructions were given to patients every two seconds and it was advisable to perform the task in the first second. Vertical line indicates the start of experiment.
Table 1. Description on nine artifacts performed by every patient.

<table>
<thead>
<tr>
<th>Artifact Code</th>
<th>Artifact Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>101</td>
<td>Clench Jaw</td>
</tr>
<tr>
<td>102</td>
<td>Move Jaw Vertically</td>
</tr>
<tr>
<td>103</td>
<td>Blink Eyes</td>
</tr>
<tr>
<td>104</td>
<td>Move Eyes Leftward</td>
</tr>
<tr>
<td>105</td>
<td>Move Eyes Rightward</td>
</tr>
<tr>
<td>106</td>
<td>Raise Eyebrows</td>
</tr>
<tr>
<td>107</td>
<td>Rotate Head</td>
</tr>
<tr>
<td>108</td>
<td>Shrug Shoulders</td>
</tr>
<tr>
<td>109</td>
<td>Rotate Torso</td>
</tr>
</tbody>
</table>

Fig. 2. (a) shows locations of 64 EEG electrodes, (b) and (c) show topographical plot for the artifact 101 (Clenching jaw) and 103 (Blinking eyes), respectively.

103 (Eye blink). Figure 2(c) clearly shows that the electrodes placed in the front part of EEG are more significant in identifying ocular related artifacts.

4 THEORETICAL BACKGROUND

4.1 Traditional Convolution

Figure 3 presents the conventions for the traditional convolution. In traditional convolution layer if the input is of size $D_f \times D_f \times M$ and $N$ is the number of filters applied to this input of size $D_k \times D_k \times M$ then output of this layer without zero padding applied is of size $D_p \times D_p \times M$. If the stride for the convolution is $S$ then $D_p$ is determined by the following equation:

$$D_p = \frac{D_f - D_k}{S} + 1$$

In this layer, the filter convolves over the input by performing element wise multiplication and summing all the values. A very important note is that depth of the filter is always same as depth of the input given to this layer. The computational cost for traditional convolution layer is $M \times D_k^2 \times D_p^2 \times N$ [10].
Fig. 3. Traditional convolution layer with the input shape of $D_f \times D_f \times M$ and output shape of $D_p \times D_p \times N$.

Fig. 4. Depthwise separable convolution layer which is a combination of depthwise convolution and pointwise convolution.

Table 2. Number of parameter and required computations equations for different types of convolution layers.

<table>
<thead>
<tr>
<th>Convolution Layers</th>
<th>Parameters</th>
<th>No. of Computations</th>
</tr>
</thead>
<tbody>
<tr>
<td>Traditional</td>
<td>$M \times D_k^2 \times N$</td>
<td>$M \times D_k^2 \times D_p^2 \times N$</td>
</tr>
<tr>
<td>Depthwise</td>
<td>$M \times D_k^2$</td>
<td>$M \times D_k^2 \times D_p^2$</td>
</tr>
<tr>
<td>Depthwise Separable</td>
<td>$M \times D_k^2 + M \times N$</td>
<td>$M \times D_p^2 \times D_k^2 + M \times D_p^2 \times N$</td>
</tr>
</tbody>
</table>

4.2 DepthWise Convolution

Figure 4 presents the conventions for the depthwise convolution. For every input of size $D_f \times D_f \times M$ we have $M$ filters of shape $D_k \times D_k$ and depth 1. $D \times M$ filters are used in depthwise convolution where $D$ is the depth multiplier. As every input channel in depthwise convolution has a separate filter, the overall computational cost is $M \times D_k^2 \times D_p^2$ which is $M \times$ less than with traditional convolution [10][5].

4.3 Depthwise Separable Convolution

Depthwise Separable convolution is a combination of depthwise and pointwise convolution [21]. In depthwise operation, convolution is applied to a single channel at a time unlike standard CNN’s in which it is done for all the $M$ channels. So here the filters/kernels will be of size $D_k \times D_k \times 1$. Given there are $M$ channels in the input data, then $M$ such filters are required. Output will be of size $D_p \times D_p \times M$. A single convolution operation require $D_k \times D_k$ multiplications. Since the filter are slided by $D_p \times D_p$ times across all the $M$ channels. The total number of computation for one depthwise convolution comes to be $M \times D_p^2 \times D_k^2$.
Fig. 5. Proposed architecture which uses combination of depth-wise and separable convolution layers. A total of 5,546 parameters is required for this architecture.

In point-wise operation, a $1 \times 1$ convolution is applied on the $M$ channels. So the filter size for this operation will be $1 \times 1 \times M$. If we use $N$ such filters, the output size becomes $D_p \times D_p \times N$. A single convolution operation in this requires $1 \times M$ multiplications. The total number of operations for one pointwise convolution operation is $M \times D_p^2 \times N$. Therefore, total computational cost of one depthwise separable convolution is $M \times D_p^2 \times D_k^2 + M \times D_p^2 \times N \ [10]$

Table 2 summarizes the equations for parameters and number of computations for different convolution layers. Here $D_k \times D_k$ is the size of the filter, $D_p \times D_p$ is the size of the output, $M$ is number the of input channels and $N$ is the number of output channels.

5 PROPOSED NETWORK ARCHITECTURE AND RESULTS

5.1 EEG Artifact Identification Model Architecture

Figure 5 shows the architecture of the proposed model. It consist of one traditional convolution layer, one depthwise convolution layer, one depthwise separable convolution layer and one softmax layer that is equivalent in size to the number of class labels. Average pooling is applied twice, once after depthwise convolution, another one after depthwise separable convolution. The complete model architecture including number of filters, filter shapes, data bit precision level are chosen based on an extensive hyperparameter optimization process which is discussed in Section 6.

The first CNN layer operates on the raw EEG data so that it can learn to extract the necessary features for artifact identification. However, DC offset was removed such that the EEG signals are centered around zero. The EEG epochs of size $64 \times 512$ is passed to the first 2-d convolution layer consisting 16 filters of size $64 \times 4$. This ensures that adequate spatial filter is learned in the first layer. Zero padding is avoided to avoid large computations. After traditional convolution, a depthwise convolution is used with filter size of $1 \times 32$ and depth multiplier of 1 which means there will be 1 filters associated with each depth. This is followed by an average pooling layer with pool size of $1 \times 32$. A separable convolution is further used with $1 \times 32$ filter size which is again followed by an average pooling layer with pool size of $1 \times 8$. All layers are followed by a rectified linear unit (ReLU) activation function. Once these convolution operations have been performed, the output from the last average pooling layer is flattened into a single vector so that a fully connected layer can be added. Only one fully connected layer is employed in the model which has ten nodes with Softmax activation for 10-class classification application. A Fully connected layer before the Softmax layer is avoided to reduce the number of parameters.

The weights for each of the layers of the network are initialized from a normal distribution. The network is trained using the Adam optimization method and a learning rate of $0.001$. Categorical cross-entropy is used as the loss function. In total, the network utilizes 5,546 parameters and 4.69 million operations for processing the input frame.

5.2 Classification Analysis and Results

Our model architecture is evaluated for seventeen patients for nine different artifacts. Our model is trained and tested using intra-patient setting. The model is trained using 70% of the data, 10% is
used for validation, and the remaining 20% is used for testing. All the ten classes are balanced for classification task.

Figure 6 shows class-wise accuracy of the proposed model. It can be seen that our proposed model identifies all nine artifacts with average accuracy of 93%. The accuracy ranges between 87% and 99%. It can be concluded that muscle related artifacts such as the shrugging shoulders (108) and rotating torso (109) are more difficult to identify as compared to other artifacts. From figure 1 it is clearly seen that the EEG signals for shrugging shoulders has similarities between the both side of the vertical line so that it’s identification accuracy is the lowest one among all other artifacts. The artifact with best in-class accuracy for all the models is the raising eyebrows (106) and rotating head (107) which exhibit 96% accuracy.

Table 3. Comparison of parameters, computations and average accuracy (17 patients and 10 classes which includes 9 artifacts and 1 plain signal) of different model configurations. All the models classify 9 different artifacts with test data and training data for the same patient

<table>
<thead>
<tr>
<th>Model</th>
<th>Accuracy (%)</th>
<th>Parameter (#)</th>
<th># Computations (Millions)</th>
</tr>
</thead>
<tbody>
<tr>
<td>CNN [22]</td>
<td>80.37</td>
<td>24,842</td>
<td>35.4</td>
</tr>
<tr>
<td>EEGNet [26]</td>
<td>95.30</td>
<td>4,394</td>
<td>135.3</td>
</tr>
<tr>
<td>This work</td>
<td>93.14</td>
<td>5,546</td>
<td>4.7</td>
</tr>
</tbody>
</table>

5.3 Comparison of Classification Accuracy with Existing Work

We compare our model with the previous works [14, 22, 25, 26] in terms of accuracy, number of parameters, and computation cost. In [25], the auto-regressive (AR) model for artifact detection can be considered as a baseline model but it achieves 68.42% classification accuracy. Whereas, comparing the results reported in [14], it can be said that the simple linear machine learning approaches have less accuracy compared to deep learning methods. The authors in [14] reported that KNN has average classification accuracy of 78.8%, Logistic Regression (LR) has average classification accuracy 52.6% and Support Vector Machine (SVM) has 53.3% average accuracy for detecting the artifacts from EEG signals. The extensive comparative results among the models mentioned in [22, 26] and ours to identify EEG artifacts are presented in Table 3. In [22], two convolution layers are followed
by two maxpooling layers to detect the EEG artifacts using the same dataset. We run the same model to identify multiple EEG artifacts. This model results in the overall average accuracy 80.37% with 24,842 parameters and 35.4 million computations. In [26], one convolution layer is used with one depthwise and one separable convolution layer. We run the model in [26] to identify multiple EEG artifacts. This model results in the average accuracy of 95.30% with 4,394 parameters and 135.31 millions of computation. The main differences between figure 7 and figure 5 is the shape of the filters in first layer. After changing shape from horizontal to vertical i.e. 1 × 64 to 64 × 4, the computation in the first layer is decreased significantly. Our proposed model achieves the overall average accuracy of 93.13% with 5,546 parameters and 4.69 million computations. Although EEGNet [26] outperforms our proposed model in terms of accuracy and model parameters, our proposed model shows a significant reduction in number of computations, yielding a more hardware friendly solution. Since we use the EEGNet like model to identify multiple artifacts, we also presented a layer-wise comparison in Table 4 to show the improvements that our model yields in terms of number of computations, justifying model design. Based on the results shown in Table 4, the number of computations in each layer is significantly reduce with our proposed model. In conv1 layer, EEGNet has 134.217 million computations while our proposed model has 4.169 million computations. Thus, the computation in that layer is reduced with the proposed method by 32.18× as compared to EEGNet. In total, our proposed model reduces the number of computations by a factor of 28.81 as compared to EEGNet.

Table 4. Comparison of computation in each layer for EEGNet [26] and the architecture of this proposed model.

<table>
<thead>
<tr>
<th>Layers</th>
<th>Computation in EEGNet [26]</th>
<th>Computation in this work</th>
<th>Reduction of computation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Conv1</td>
<td>134,217,728</td>
<td>4,169,728</td>
<td>32.18×</td>
</tr>
<tr>
<td>DepthwiseConv2D</td>
<td>1,048,576</td>
<td>489,472</td>
<td>2.14×</td>
</tr>
<tr>
<td>AveragePooling2D</td>
<td>16,384</td>
<td>14,336</td>
<td>1.14×</td>
</tr>
<tr>
<td>SeparableConv2D</td>
<td>32,768</td>
<td>21,504</td>
<td>1.52×</td>
</tr>
<tr>
<td>AveragePooling2D</td>
<td>1,024</td>
<td>256</td>
<td>4.00×</td>
</tr>
<tr>
<td>Output</td>
<td>1,280</td>
<td>320</td>
<td>4.00×</td>
</tr>
<tr>
<td>Total</td>
<td>135,317,760</td>
<td>4,695,616</td>
<td>28.81×</td>
</tr>
</tbody>
</table>

6 MODEL OPTIMIZATION FOR EMBEDDED LOW-POWER HARDWARE

From the discussion of Section 5, it can be seen that the network architecture consists of one traditional convolution layer, one depth-wise convolution layer, one separable convolution layer, and two average pooling layers. In this section, we explain the reason for choosing the network architecture and parameters. To deploy our network at low powered and small IoT and wearable devices, we have done multiple experiments to optimize the model. Extensive hyperparameter...
optimization has been executed to reduce the memory requirements, hardware complexity, and power consumption while maintaining high detection accuracy. In this section, we will specifically explore the impact of changing network parameters and quantization on our model accuracy.

### 6.1 Network Parameters Optimization

The number of the filters, the shape of the filters, and the size of the pooling layers are important hyperparameters which affect the memory requirements and number of the computations required to finish a classification task. The number of the computations directly influences on the energy consumption. We experimented with different configurations of our model including different number of filters \( F_1 \) for the first convolution layer and the number of the spatial filters for each temporal filter (i.e. the depth multiplier \( D \) of the depth-wise convolution layer). We set the number of the filters \( F_2 \) for the separable layer as \( F_1 \times D \). Table 5 shows six different configurations with 8, 16 and 32 filters for the first convolution layer and the multiplier depth of 1 and 2. Considering optimum number of parameters and number of computations without compromising the accuracy value much, we got 93.13% of average accuracy with 16 filters for the first convolution layer and 1 as depth multiplier. Figure 8 shows six different sets of configurations where filter height for the first layer of convolution is kept constant at 64 and values for filter width changes to 4, 8, 16. We experimented with two different sizes of the filters for depthwise and depthwise separable convolution layers, \((1 \times 16)\) and \((1 \times 32)\). We kept the number of the filters for the first convolution layer and depth multiplier fixed as previous selection. Experimenting with these different sets, we selected Set 2 for our network configuration as it gives the optimum parameters and number of calculations without compromising the identification accuracy. Table 6 shows the experimental results for the different configurations mentioned earlier.

### 6.2 Model Weights Quantization

Quantizing model weights is a popular method to reduce the model size. Quantization reduces the complexity of the model by reducing the precision requirements for the weights. Cache is reused in a more efficient way with the lower precision weights. Quantization is also power efficient since the low precision data movement is more efficient than the higher precision data [23]. Therefore,
Table 5. Impact of number of filters in first convolution layer and depth multiplier on the classification accuracy, model parameters and number of computations.

<table>
<thead>
<tr>
<th>$(F_1, D)$</th>
<th>Accuracy (%)</th>
<th>Parameters</th>
<th># Computations (Millions)</th>
</tr>
</thead>
<tbody>
<tr>
<td>(8,1)</td>
<td>90.30</td>
<td>2,714</td>
<td>2.34</td>
</tr>
<tr>
<td>(8,2)</td>
<td>91.8</td>
<td>3,498</td>
<td>2.61</td>
</tr>
<tr>
<td><strong>(16,1)</strong></td>
<td><strong>93.13</strong></td>
<td><strong>5,546</strong></td>
<td><strong>4.69</strong></td>
</tr>
<tr>
<td>(16,2)</td>
<td>93.46</td>
<td>7,498</td>
<td>5.23</td>
</tr>
<tr>
<td>(32,1)</td>
<td>94.43</td>
<td>11,549</td>
<td>9.40</td>
</tr>
<tr>
<td>(32,2)</td>
<td>94.73</td>
<td>17,034</td>
<td>10.52</td>
</tr>
</tbody>
</table>

Table 6. Impact of filter sizes for different convolution layers on the classification accuracy, model parameters and number of computations.

<table>
<thead>
<tr>
<th>Sets</th>
<th>Accuracy (%)</th>
<th>Parameters</th>
<th># Computation (Millions)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Set 1</td>
<td>92.08</td>
<td>5,034</td>
<td>4.46</td>
</tr>
<tr>
<td><strong>Set 2</strong></td>
<td><strong>93.13</strong></td>
<td><strong>5,546</strong></td>
<td><strong>4.69</strong></td>
</tr>
<tr>
<td>Set 3</td>
<td>92.59</td>
<td>9,130</td>
<td>8.57</td>
</tr>
<tr>
<td>Set 4</td>
<td>93.37</td>
<td>9,642</td>
<td>8.76</td>
</tr>
<tr>
<td>Set 5</td>
<td>92.86</td>
<td>17,322</td>
<td>16.57</td>
</tr>
<tr>
<td>Set 6</td>
<td>92.11</td>
<td>17,834</td>
<td>16.79</td>
</tr>
</tbody>
</table>

Fig. 9. Impact of model quantizations on the model accuracy. 16 bit quantized model gives same accurate results as the full precision model whereas 8 bit quantized model gets 2% average accuracy drop from full precision model.

weight quantization with 16 bits and 8 bits is performed on our model. Based on the results shown in Figure 9, 8, the 16 bit precision model has nearly same average accuracy as the full precision model. However, 8 bit precision model has only 2% (91.53%) drop in average accuracy from the full precision model. To design our hardware architecture we have chosen the 8 bit quantized model.
Fig. 10. Block diagram of hardware architecture used to implement the proposed model. The hardware architecture includes a top-level state-machine which controls the ConvolutionTop, Average-Pooling and SoftMax blocks as well as all memory blocks. PE refers to number of convolution Processing Elements that process in parallel, and \( n \) is in the range from 0 to 3.

7 HARDWARE ARCHITECTURE DESIGN

Figure 10 shows the block diagram of the hardware design with implementation details for the proposed architecture. The primary objectives for the hardware architecture design are: consume minimal power, occupy small area, meet latency requirements, require low memory and need to be fully configurable. This design can be configured of doing all type of convolution layers mentioned in Section 5 by changing in the state machine and parameters of the design such as input size, filter size, type of convolution, depth of input and filter, number of filters and size of softmax can be design according to prerequisites. According to Figure 10, the architecture design comprises of one shared filter memory, one shared feature map memory, convolution block, average pooling block and softmax block which are explained below.

1. **Convolution** performs a convolution operation with ReLU activation logic. It can configure up to \( 2^n \) processing engines (PEs).

2. **Average Pooling** block performs average operation in a window

3. **SoftMax** performs fully-connected layer operations that includes ReLU and softmax activation function.

4. **Filter Memory and Feature Memory** stores the weights and input data of the model architecture.
The convolution block presented in Figure 10 is using single entity of each adder, multiplier, small filter memory, input feature memory, output feature map, multiplexer and state machine block. We used the 8-bit data-path in our design and as per the requirements, we used the larger data-path after multiplication and addition operation. We used tensorflow to train our model offline on a standard machine. We converted 32-bit floating point values to 8-bit fixed values to increase the computational efficiency. Floating-point arithmetic is complex in hardware and requires more resources, execution time and power. EEG data is then passed from the main feature memory to the convolution and ReLU activation function through the convolution block. The ReLU activation function output is truncated to 8-bit and stored in the output memory of the output feature and then stored in the main memory of the feature. This data is then passed to the average pooling containing registers, adder and divider as input. The results are stored in the main feature memory after average pooling. Finally, the fully connected one that is used in this work only in the last layer of the neural network. It consists of one multiplier, one adder, few registers, one multiplexer, and one SoftMaxOutBuffer memory to store the neurons of the output. After finishing the computation of the softmax layer, the results are stored in the main feature memory that overwrites previous outdated intermediate data.

8 HARDWARE IMPLEMENTATION AND RESULTS

8.1 FPGA Implementation Results and Analysis

The complete proposed model is implemented on a Xilinx Artix-7 FPGA which includes convolution, average-pooling and fully-connected layers. We used a Verilog HDL to describe the hardware architecture.

Figure 11 shows the power consumption breakdown of post-place and route implementation on the FPGA, which is obtained by using vivado power tool. As it can be seen from the figure, average device block ram power consumption of FPGA is around 87% of total dynamic power which is significantly larger when compared to the logic power. However, overall power and energy are $5.2 \times 3.0 \times$ respectively smaller compared to the previous work [22].

Table 7 provides the implementation results for 1PE, 2PE, 4PE and 8PE. The result shows that the minimum amount of energy consumed by 8 PEs at operating frequency of 21.5 MHz. Figure 12 represents the power consumption, energy and latency with increasing number of PEs. From Figure 12, we show that increasing number of PEs leads to the increase in power consumption and decrease in latency, which leads to decrease in overall energy consumption.

![Fig. 11. Breakdown of dynamic power consumption of the design implemented on FPGA](image-url)
Table 7. Implementation results on Xilinx Artix-7 FPGA with different number of PEs.

<table>
<thead>
<tr>
<th>No. of PEs</th>
<th>Config. 1</th>
<th>Config. 2</th>
<th>Config. 3</th>
<th>Config. 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>Frequency (MHz)</td>
<td>37.7</td>
<td>35.2</td>
<td>34.2</td>
<td>30.7</td>
</tr>
<tr>
<td>Latency (ms)</td>
<td>86.7</td>
<td>47.2</td>
<td>25.2</td>
<td>15.1</td>
</tr>
<tr>
<td>Dynamic Power (mW)</td>
<td>54</td>
<td>58</td>
<td>75</td>
<td>96</td>
</tr>
<tr>
<td>Dynamic Energy (mJ)</td>
<td>4.7</td>
<td>2.7</td>
<td>1.9</td>
<td>1.4</td>
</tr>
<tr>
<td>No. of Slices</td>
<td>4210</td>
<td>4997</td>
<td>6438</td>
<td>8412</td>
</tr>
<tr>
<td>No. of BRAM</td>
<td>149</td>
<td>165</td>
<td>198</td>
<td>264</td>
</tr>
<tr>
<td>No. of DSP</td>
<td>24</td>
<td>28</td>
<td>32</td>
<td>102</td>
</tr>
</tbody>
</table>

Fig. 12. Implementation results of power, energy and latency with different number of PEs

8.2 ASIC Implementation Results and Analysis

To reduce the overall power consumption, an Application-Specified Integrated Circuit for proposed architecture is implemented at the post-layout level in 65-nm CMOS technology with 1.1-V power supply. A standard-cell register-transfer level (RTL) to Graphic Data System (GDSII) flow using synthesis and automatic place and route is used. The proposed model including convolution, average-pooling and fully-connected with activation function is implemented using Verilog HDL to describe the architecture, synthesized and placed and routed using RTL compiler and Encounter.

The ASIC layout of the proposed model contains three level of hierarchy as shown in Figure 13. The lower level of hierarchy is Convolution block which contain three memory ImageBuffer, filterBuffer and outputBuffer, and logic for convolution. The size of ImageBuffer, filterBuffer and outputBuffer are 32K, 1K and 32K bytes respectively. The next level of hierarchy is ConvolutionTop block which contain 8 Convolution block, 1 data memory size of 256K bytes and state machine logic. As ARM library can generate maximum 32K bytes size memory, we made 256K bytes size of data memory using 8 of 32K bytes size memories. The highest level of hierarchy is Top module which contains one ConvolutionTop block, one data memory size of 256K bytes, one filter memory size of 9K bytes, average-pooling block, soft-max block and state-machine logic for data transfer between each layer. The specified filter memory is smallest available memory which is sufficient to
store 9,194 filter values. Because of limitation of arm memory library, we combine 8 of 32K bytes size memories to create one 256K bytes size data memory.

Table 8. Comparison of different parameters between FPGA and ASIC at the post-layout level in 65-nm, TSMC CMOS technology

<table>
<thead>
<tr>
<th>Hardware Technology</th>
<th>FPGA</th>
<th>ASIC</th>
<th>Improvement</th>
</tr>
</thead>
<tbody>
<tr>
<td>Technology</td>
<td>28 nm</td>
<td>65 nm</td>
<td>-</td>
</tr>
<tr>
<td>Voltage (V)</td>
<td>1.0</td>
<td>1.1</td>
<td>-</td>
</tr>
<tr>
<td>Frequency (MHz)</td>
<td>30.7</td>
<td>100</td>
<td>3.3×</td>
</tr>
<tr>
<td>Latency (ms)</td>
<td>15.1</td>
<td>4.6</td>
<td>3.3×</td>
</tr>
<tr>
<td>Throughput (label/s)</td>
<td>66.2</td>
<td>216.2</td>
<td>3.3×</td>
</tr>
<tr>
<td>Power at 21 MHz (mW)</td>
<td>234</td>
<td>61.2</td>
<td>3.8×</td>
</tr>
<tr>
<td>Energy (mJ)</td>
<td>4.7</td>
<td>0.3</td>
<td>16.7×</td>
</tr>
</tbody>
</table>

Fig. 13. Post-layout view of proposed architecture with 8 PEs ASIC implementation in 65 nm, TSMC CMOS technology with operating frequency of 100 MHz.
Table 9. Comparison of this work with previous work implemented on FPGA with Config. 4

<table>
<thead>
<tr>
<th>Application</th>
<th>[8]</th>
<th>[35]</th>
<th>[22]</th>
<th>This Work</th>
</tr>
</thead>
<tbody>
<tr>
<td>Human Activity Recognition</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EEG Artifact Detection</td>
<td>Arria 10</td>
<td>Artix7 100t</td>
<td>Artix7 200t</td>
<td>Artix7 200t</td>
</tr>
<tr>
<td>Platform</td>
<td>SX660</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Frequency (MHz)</td>
<td>150</td>
<td>52.6</td>
<td>37.4</td>
<td>30.7</td>
</tr>
<tr>
<td>Latency (ms)</td>
<td>35.3</td>
<td>1.2</td>
<td>200</td>
<td>15.1</td>
</tr>
<tr>
<td>Power (mW)</td>
<td>36000</td>
<td>109</td>
<td>194</td>
<td>234</td>
</tr>
<tr>
<td>Energy (mJ)</td>
<td>1270</td>
<td>0.021</td>
<td>35</td>
<td>4.7</td>
</tr>
<tr>
<td>Energy Efficiency (GOP/s/W)</td>
<td>1.47</td>
<td>0.5</td>
<td>3.47</td>
<td>5.87</td>
</tr>
</tbody>
</table>

Table 8 shows the comparison between implementations of proposed hardware architecture on FPGA and ASIC. As it can be seen from table, ASIC implementation achieves lowest power and energy consumption which is 3.8× and 16.7× less, respectively compared to the FPGA implementation.

### 8.3 Comparison with Existing Work

Table 9 presents a comparative results of the proposed hardware implementation results with existing state-of-the-art implementation with same or related physiological dataset on embedded devices. Authors in [22, 35] proposed their work based on the same dataset whereas authors in [42] proposed their work on popular UCF101 - action recognition data set. When our proposed hardware model is deployed at Xilinx FPGA device with a fully parallel design and running at 30.7 MHz, it consumes 4.7 mJ energy. Authors in [22] reported that their CNN implementation consumes 35 mJ energy with the same dataset. Our Depthwise separable CNN shows 7.44× improvement from their implementation. Authors in [35] reported theirs consumed energy as 0.021 mJ which is very lower compared to our implementation although we are using same dataset. They have used LSTM based neural network model to binary classify the EEG artifacts which is the reason of their less consumed energy. However, our Depthwise separable CNN based EEG artifact identification outperforms their LSTM based EEG artifact detection in terms of energy efficiency by 11.74× which is very promising. As authors in [42] presented their CNN hardware architecture on video dataset, it requires more power and energy compared to our EEG based depthwise separable CNN hardware architecture. However, as the energy efficiency is most common base to compare different hardware architectures, our proposed FPGA hardware implementation has 5.87 GOP/s/W which outperforms previous implementations in [42] in terms of energy efficiency. The ASIC implementation further shows more energy efficiency with 58.82× highest improvement over the previous implementations.

### 9 EXPERIMENTAL STUDY: EYE BLINK ARTIFACT DETECTION USING EMOTIV EPOC+ HEADSET

To demonstrate the real time EEG artifact detection with our current model, we used Emotiv EPOC+ headset. It is high resolution 14-channel EEG system. The bandwidth for this system is 0.2-45Hz. There are digital notch filters at 50 Hz and 60 Hz. A built-in digital 5th order Sinc filter is also used. Data is collected with sampling rate of 128Hz. The user was instructed to blink once every two second. First part of this 2 second windows was extracted and labeled as artifact. Second part of this window is labeled as artifact-free data. The data was collected in 10 different sessions. Each session consisted of 10 eye blinks. Figure 14 shows two second window of EEG data captured. We collected data from 7 different subjects. We used leave-one-subject-out (LOSO) technique for
A Flexible Multichannel EEG Artifact Identification Processor using DS-CNN

Fig. 14. Model deployment and eye blink artifact detection experiment with the Emotiv EPOC+ 14 channel headset capturing EEG data. Eye blink is performed once every two seconds.

testing purposes. Our network was trained on 90% of all the training data captured from 6 different subjects, 10% was used for validation and remaining one subject data was used for testing.

The EEG epochs of size $14 \times 128$ is passed to the first 2-d convolution layer consisting 16 filters of size $14 \times 4$. This ensures that adequate spatial filter is learned in the first layer. Zero padding is avoided to avoid large computations. After traditional convolution, a depthwise convolution is used with filter size of $1\times32$ and depth multiplier of 1 which means there will be 1 filters associated with each depth. This is followed by an average pooling layer with pool size of $1\times32$. A separable convolution is further used with $1\times32$ filter size which is again followed by an average pooling layer with pool size of $1\times8$. All layers are followed by a rectified linear unit (ReLU) activation function. Once these convolution operations have been performed, the output from the last average pooling layer is flattened into a single vector so that fully connected layer can be added. Only one fully connected layer is employed in the model which has 2 nodes with Softmax activation for this binary classification application. The network was trained using the Adam optimization method and a learning rate of 0.001. Categorical cross-entropy was used as the loss function. In this experiment we achieved 93.5% accuracy for detecting eye blink artifact.

10 CONCLUSION

In this paper, we proposed an convolution neural network model using depthwise and separable CNN for identification of multiple EEG artifacts with average accuracy of 93.13%. Our CNN does not require any manual feature extraction and works on raw EEG signal for artifact identification. Our proposed network is implemented on Artix-7 FPGA and ASIC at post-layout level in 65nm CMOS technology. Our FPGA implementation is $1.7 \times$ to $5.15 \times$ higher energy efficient than some previous works. Moreover, our ASIC implementation is also $8.47 \times$ to $25.79 \times$ higher energy efficient compared to the previous works. We have also shown that the proposed network can be reconfigured to detect artifacts from another EEG dataset obtained by a 14-channel Emotiv EPOC+ headset in our lab and achieved an accuracy of 93.5% for eye blink artifact detection.

11 ACKNOWLEDGEMENT

This research was sponsored by the Army Research Laboratory and was accomplished under Cooperative Agreement Number W911NF-10-2-0022.
REFERENCES


A Flexible Multichannel EEG Artifact Identification Processor using DS-CNN

Christian Szegedy, Sergey Ioffe, Vincent Vanhoucke, and Alexander Alemi. 2017. Inception-v4, inception-resnet and

Aidin Shiri, Arnab Neelim Mazumder, Bharat Prakash, Nitheesh Kumar Manjunath, Houman Homayoun, Avesta Sasan,


Vitaly Schetinin and Joachim Schult. 2004. The combined technique for detection of artifacts in clinical electroen-


M. Hosseini, H. Ren, H. Rashid, A. Mazumder, B. Prakash, and T. Moshenin. 2020. Neural Networks for Pulmonary Disease

Diagnosis using Auditory and Demographic Information. In epidAMIK 2020: 3rd epidAMIK ACM SIGKDD International

Workshop on Epidemiology meets Data Mining and Knowledge Discovery. ACM, 1–5, in press.


Adam Page, Siddharth Pramod, et al. 2015. An Ultra Low Power Feature Extraction and Classification System for

Wearable Seizure Detection. In Engineering in Medicine and Biology Society (EMBC), 2015 37th Annual International

Conference of the IEEE.


SafeAI workshop Thirty-Fourth AAAI Conference on Artificial Intelligence. AAAI.

Hasib-Al Rashid, Nitheesh Kumar Manjunath, Hiren Paneliya, Mortezza Hosseini, and Tinoosh Moshenin. 2020. A

Low-Power LSTM Processor for Multi-Channel Brain EEG Artifact Detection. In 2020 21th International Symposium on Quality Electronic Design (ISQED). IEEE.

Vitaly Schetinin and Joachim Schult. 2004. The combined technique for detection of artifacts in clinical electroen-


Kalyana Sundaram et al. 2016. FPGA based filters for EEG pre-processing. In 2016 Second International Conference on


Christian Szegedy, Sergey Ioffe, Vincent Vanhoucke, and Alexander A Alemi. 2017. Inception-v4, inception-resnet and

the impact of residual connections on learning. In Thirty-First AAAI Conference on Artificial Intelligence.


Transactions on Neural Systems and Rehabilitation Engineering 26, 11 (Nov 2018), 2086–2095. https://doi.org/10.1109/

TNRSRE.2018.2876129


Chen Zhang, Peng Li, Guangyu Sun, Yijin Guan, Bingjun Xiao, and Jason Cong. 2015. Optimizing fpga-based accelerator

Field-Programmable Gate Arrays. 161–170.

Yi Zheng, Qi Liu, Enhong Chen, Yong Ge, and J Leon Zhao. 2014. Time series classification using multi-channels deep


Received May 2020; revised August 2020; accepted